





AM6 BLOCK DIAGRAM



HSIO Port	USB3.0	PCIE	SATA
1	USB3.0_1 Left Power Share		
2	USB3.0_2 Right		
3	USB3.0_3 X	PCIE1 X	
4	USB3.0_4 X	PCIE2 X	
5		PCIE3 X	
6		PCIE4 WIFI	
7		PCIE5 GPU 4X	
8		PCIE5 GPU 4X	
9		PCIE5 GPU 4X	
10		PCIE5 GPU 4X	
11		PCIE6 X	SATA3 X
12		PCIE6 X	SATA2 X
13		PCIE6 X	SATA1 HDD
14		PCIE6 X	SATA0 X


PCIE CLK
CLK0 X
CLK1 X
CLK2 X
CLK3 WIFI
CLK4 GPU 4X
CLK5 X

USB2.0
USB2.0_0 Left Power Share
USB2.0_1 Right /w 3.0
USB2.0_2 Right
USB2.0_3 Card Reader
USB2.0_4 Camera
USB2.0_5 eTP
USB2.0_6 Blue Tooth
USB2.0_7 X




	Function	IC	Address
SMBUS	Thermal IC	NCT7718	1001100xb (98h)
	Thermal IC	G781-1P8	1001101xb (9Ah)
	Charge IC	BQ24715RGRR	00010010 (0x12h)
	Battery	Battery	00010110 (0X16h)
	DIMM A	SPD	(A0h)
	DIMM B	SPD	(A4h)
	Free-fall sensor	LNG3DMTR	(50h)
I2C	Touch Pad		(2Ch)

VER : 1A




Battery Mode




<http://sualaptop365.edu.vn>

Power Sequence
(G3 to S0)

Shark Bay ULT PSS, 490828, Rev1.1



Haswell ULT (DISPLAY)



PCH Strap Table

Pin Name	Strap description	Sampled	Configuration	note
DDPB_CTRLDATA	Port B Detected	PCH_PWROK	0 = Port B is not detected. 1 = Port B is detected.	This signal has a weak internal pull-down. IPD 20K is disabled when PLTRST# is de-asserted. PU 2.2K to +3.3V_RUN
DDPC_CTRLDATA	Port C Detected	PCH_PWROK	0 = Port C is not detected. 1 = Port C is detected.	This signal has a weak internal pull-down. IPD 20K is disabled when PLTRST# is de-asserted. NC



Quanta Computer Inc.
PROJECT : AM6

Size	Document Number	Rev
	Haswell ULT 1/12	A
Date:	Monday, May 05, 2014	Sheet 7 of 58

Haswell ULT (DDR3L)

[19] M_A_DQ[63..0]

[20] M_B_DQ[63..0]

U17C

HSW_ULT_DDR3L

U17D

HSW_ULT_DDR3L

M_A_DQ0 AH63
M_A_DQ1 AH62
M_A_DQ2 AK63
M_A_DQ3 AK62
M_A_DQ4 AH61
M_A_DQ5 AH60
M_A_DQ6 AK61
M_A_DQ7 AK60
M_A_DQ8 AH63
M_A_DQ9 AM62
M_A_DQ10 AP63
M_A_DQ11 AP62
M_A_DQ12 AM61
M_A_DQ13 AM60
M_A_DQ14 AP61
M_A_DQ15 AP60
M_A_DQ16 AP58
M_A_DQ17 AR58
M_A_DQ18 AM57
M_A_DQ19 AK57
M_A_DQ20 AL58
M_A_DQ21 AK58
M_A_DQ22 AR57
M_A_DQ23 AN57
M_A_DQ24 AP55
M_A_DQ25 AR55
M_A_DQ26 AM54
M_A_DQ27 AK54
M_A_DQ28 AL55
M_A_DQ29 AK55
M_A_DQ30 AR54
M_A_DQ31 AN54
M_A_DQ32 AY58
M_A_DQ33 AW58
M_A_DQ34 AY56
M_A_DQ35 AW56
M_A_DQ36 AY58
M_A_DQ37 AU58
M_A_DQ38 AV56
M_A_DQ39 AU56
M_A_DQ40 AY54
M_A_DQ41 AW54
M_A_DQ42 AY52
M_A_DQ43 AW52
M_A_DQ44 AV54
M_A_DQ45 AU54
M_A_DQ46 AV52
M_A_DQ47 AU52
M_A_DQ48 AK40
M_A_DQ49 AK42
M_A_DQ50 AM43
M_A_DQ51 AM45
M_A_DQ52 AK45
M_A_DQ53 AK43
M_A_DQ54 AM40
M_A_DQ55 AM42
M_A_DQ56 AM46
M_A_DQ57 AK46
M_A_DQ58 AM49
M_A_DQ59 AK49
M_A_DQ60 AM48
M_A_DQ61 AK48
M_A_DQ62 AM51
M_A_DQ63 AK51

SA_CLK#0
SA_CLK0
SA_CLK#1
SA_CLK1
SA_CKE0
SA_CKE1
SA_CKE2
SA_CKE3
SA_CS#0
SA_CS#1
SA_ODT0
SA_ODT1
SA_RAS#
SA_WE#
SA_CAS#
SA_BA0
SA_BA1
SA_BA2
SA_MA0
SA_MA1
SA_MA2
SA_MA3
SA_MA4
SA_MA5
SA_MA6
SA_MA7
SA_MA8
SA_MA9
SA_MA10
SA_MA11
SA_MA12
SA_MA13
SA_MA14
SA_MA15
SA_DQSN0
SA_DQSN1
SA_DQSN2
SA_DQSN3
SA_DQSN4
SA_DQSN5
SA_DQSN6
SA_DQSN7
SA_DQSP0
SA_DQSP1
SA_DQSP2
SA_DQSP3
SA_DQSP4
SA_DQSP5
SA_DQSP6
SA_DQSP7
SM_VREF_CA
SM_VREF_DQ0
SM_VREF_DQ1

M_B_DQ0 AY31
M_B_DQ1 AW31
M_B_DQ2 AY29
M_B_DQ3 AW29
M_B_DQ4 AV31
M_B_DQ5 AU31
M_B_DQ6 AV29
M_B_DQ7 AU29
M_B_DQ8 AY27
M_B_DQ9 AW27
M_B_DQ10 AY25
M_B_DQ11 AW25
M_B_DQ12 AV27
M_B_DQ13 AU27
M_B_DQ14 AV25
M_B_DQ15 AU25
M_B_DQ16 AM29
M_B_DQ17 AK29
M_B_DQ18 AL28
M_B_DQ19 AK28
M_B_DQ20 AR28
M_B_DQ21 AN29
M_B_DQ22 AR28
M_B_DQ23 AP28
M_B_DQ24 AN26
M_B_DQ25 AR26
M_B_DQ26 AR25
M_B_DQ27 AP25
M_B_DQ28 AK26
M_B_DQ29 AM26
M_B_DQ30 AK25
M_B_DQ31 AL25
M_B_DQ32 AY23
M_B_DQ33 AW23
M_B_DQ34 AY21
M_B_DQ35 AW21
M_B_DQ36 AV23
M_B_DQ37 AU23
M_B_DQ38 AV21
M_B_DQ39 AU21
M_B_DQ40 AY19
M_B_DQ41 AW19
M_B_DQ42 AY17
M_B_DQ43 AW17
M_B_DQ44 AV19
M_B_DQ45 AU19
M_B_DQ46 AV17
M_B_DQ47 AU17
M_B_DQ48 AR21
M_B_DQ49 AR22
M_B_DQ50 AL21
M_B_DQ51 AM22
M_B_DQ52 AN22
M_B_DQ53 AP21
M_B_DQ54 AK21
M_B_DQ55 AK22
M_B_DQ56 AN20
M_B_DQ57 AR20
M_B_DQ58 AK18
M_B_DQ59 AL18
M_B_DQ60 AK20
M_B_DQ61 AM20
M_B_DQ62 AR18
M_B_DQ63 AP18

SB_CLK#0
SB_CLK0
SB_CLK#1
SB_CLK1
SB_CKE0
SB_CKE1
SB_CKE2
SB_CKE3
SB_CS#0
SB_CS#1
SB_ODT0
SB_ODT1
SB_RAS#
SB_WE#
SB_CAS#
SB_BA0
SB_BA1
SB_BA2
SB_MA0
SB_MA1
SB_MA2
SB_MA3
SB_MA4
SB_MA5
SB_MA6
SB_MA7
SB_MA8
SB_MA9
SB_MA10
SB_MA11
SB_MA12
SB_MA13
SB_MA14
SB_MA15
SB_DQSN0
SB_DQSN1
SB_DQSN2
SB_DQSN3
SB_DQSN4
SB_DQSN5
SB_DQSN6
SB_DQSN7
SB_DQSP0
SB_DQSP1
SB_DQSP2
SB_DQSP3
SB_DQSP4
SB_DQSP5
SB_DQSP6
SB_DQSP7

3 OF 19

4 OF 19

SM_VREF_CA [20]
SM_VREF_DQ0 [19]
SM_VREF_DQ1 [20]




Quanta Computer Inc.
PROJECT : AM6

Size	Document Number	Rev
	Haswell ULT 2/12	A
Date:	Monday, May 05, 2014	Sheet 8 of 58

<http://sualaptop365.edu.vn>

Haswell ULT (PCIE,USB)



USB3.0 Port (Power Share)

USB3.0 Port (Right)

USB2.0 Port

Card Reader

Camera

eDP Touch Panel

Bluetooth

USB3.0 Port (Left Power Share)

USB3.0 Port (Right)

Deep Sleep will be turn off








Overcurrent Pin Setting

Pin	Default Port Mapping	AM6 setting
OC0#	Port 0, Port 1	Port 0
OC1#	Port 2, Port 3	Port 1, Port 2
OC2#	Port 4, Port 5	no use
OC3#	Port 6, Port 7	no use




Quanta Computer Inc.
PROJECT : AM6



DFXTESTMODE
HIGH - DFXTESTMODE DISABLED(DEFAULT)
LOW - DFXTESTMODE ENABLED


Haswell ULT (RTC, HDA, JTAG, SATA)



PCH Strap Table



Pin Name	Strap description	Sampled	Configuration	note
HDA_SDO	Flash Descriptor Security Override / Intel ME Debug Mode	PCH_PWROK	0 = Security Effect (Int PD) 1 = Can be Override	This signal has a weak internal pull-down. The internal pull-down is disabled after PLTRST# deasserts
INTVRMEN	Integrated 1.05V VRM enable	ALWAYS	0 = Integrated VRMs disabled. 1 = Integrated VRMs enabled.	<div> </div> <p>An external resistor is required</p>

Haswell ULT (CLK)




	UMA	Discrete
R288	*10K_4_NC	10K_4
R287	10K_4	*10K_4_NC


Haswell ULT (LPC/SPI/SMB/CLINK)




SMBus/Pull-up(CLG)




Haswell ULT (SYSTEM POWER MANAGEMENT)



PCH Pull-high/low(CLG)



Deep Sleep will be turn off



PCH Strap Table

Pin Name	Strap description	Sampled	Configuration	note
DSWVRMEN	DeepSx Well On-Die Voltage Regulator Enable	ALWAYS	0 = Disable 1 = Enable	1. This signal is always sampled. 2. This signal is in the RTC well. +RTC_CELL_O — 330K_4 — R372 — DSWVRMEN

1.4A 32A

+VCCIN ○—


C183	10U/4V
C202	10U/4V


 1. [Introduction](#)





SVID CLK



Haswell ULT (GND)







```
3.3 SUS: 205mA
1.05 SUS: 2066mA
1.05 RUN: 2578mA
3.3 RUN: 58mA
```











Place these Caps near So-Dimm1.








DDR3L SODIMM ODT GENERATION

The 74AUP1G07 provides the single non-inverting buffer with open-drain output.



Place these Caps near So-Dimm2.





Opal XT Power-on sequence

DGPU_PWR_EN

+3V_GFX/+1.8V_GFX/
+PCIE_VDDC_GFX(1.05V)/
+1.35V_GFX & +VGPU_CORE

<20ms


DGPU_PWROK

>100ms

PERSTB
(DGPU_RST#)

>100us


PCIE Clock




Quanta Computer Inc.

PROJECT : AM6

Size	Document Number	Rev
	Opal_XT/PEG*16	A
Date:	Monday, May 05, 2014	Sheet 21 of 58





MLPS Bit	Bits [5:1]
PS_0	11001
PS_1	11000
PS_2	00000
PS_3	11XXX

MLPS

Ca	Bits [5:4]	P/N
680nF	00	CH4681K9B00
82nF	01	CH3823K1B00
10nF	10	CH31003KB11
NC	11	NA

R_pu	R_pd	Bits [3:1]
NC	4.75K	000
8.45K	2K	001
4.53K	2K	010
6.98K	4.99K	011
4.53K	4.99K	100
3.24K	5.62K	101
3.4K	10K	110
4.75K	NC	111

R_pu/R_pd	P/N
2K	CS22002FB19
3.24K	CS23242FB09
3.4K	CS23402FB08
4.53K	CS24532FB08
4.75K	CS24752FB12
4.99K	CS24992FB26
5.62K	CS25622FB18
6.98K	CS26982FB01
8.45K	CS28452FB12
10K	CS31002FB26


SP : Mars DDR3 Memory TYPE Set


MLPS Bit	Strap Name	AM6 Settings	AM6 Settings	Description	AMD Recommended Settings
PS_0[1]	ROM_CONFIG[0]	1	Memory Aperture Size Select : 256MB	Serial ROM type or Memory Aperture Size Select If STRAP_BIOS_ROM_EN = 1, ROM_CONFIG[2:0] define the ROM type. If STRAP_BIOS_ROM_EN = 0, ROM_CONFIG[2:0] define the primary memory-aperture size.	Design dependent, SIZE ROM_CONFIG[2:0] 128MB 000 256MB 001 64MB 010 Reserved 011
PS_0[2]	ROM_CONFIG[1]	0			
PS_0[3]	ROM_CONFIG[2]	0			
PS_0[4]	N/A	1	N/A	Reserved for internal use only. Must be 1 at reset.	1
PS_0[5]	AUD_PORT_CONN_PINSTRAP[0]	1	All endpoints are usable.	the strap option indicates the number of audio-capable display outputs.	Design dependent
PS_1[1]	STRAP_BIF_GEN3_EN_A	0	PCIe GEN3 is not supported. (use GEN2)	PCIe GEN3 capability. 1 = PCIe GEN3 is supported. 0 = PCIe GEN3 is not supported.	Design dependent
PS_1[2]	STRAP_BIF_CLK_PM_EN	0	The CLKREQB power management capability is disabled	Determines whether or not the PCIe reference clock power management capability 0 = The CLKREQB power management capability is disabled 1 = The CLKREQB power management capability is enabled	0
PS_1[3]	N/A	0	N/A	Reserved for internal use only. Must be 0 at reset.	0
PS_1[4]	STRAP_TX_CFG_DRV_FULL_SWING	1	The transmitter full-swing is enabled	Control the transmitter full-/half-swing mode 0 = The transmitter half-swing is enabled 1 = The transmitter full-swing is enabled	1
PS_1[5]	STRAP_TX_DEEMPH_EN	1	Tx deemphasis enabled.	PCI EXPRESS transmitter, deemphasis enable. 0 = Tx deemphasis disabled. 1 = Tx deemphasis enabled.	Design dependent
PS_2[1]	N/A	0	Reserved.	Reserved.	N/A
PS_2[2]	N/A	0	Reserved.	Reserved.	N/A
PS_2[3]	STRAP_BIOS_ROM_EN	0	Disable the external BIOS ROM device.	To enable the external BIOS ROM device. 0 = Disable the external BIOS ROM device. 1 = Enable the external BIOS ROM device.	Design dependent
PS_2[4]	STRAP_BIF_VGA_DIS	0	Standalone dGPU design	VGA disable determines whether or not the card will be recognized as the system's VGA controller 0 = VGA controller capacity enabled. 1 = The device will not be recognized as the system's VGA controller.	Standalone dGPU design = 0 AMD PowerXpress design = 1
PS_2[5]	N/A	0	Reserved.	Reserved.	N/A
PS_3[1]	BOARD_CONFIG[0]	X	VRAM vendor BOARD_CONFIG[2:0] Hynix 000 default Micron 001 Samsung 010	Board configuration related strapping, such as for memory ID	Design dependent
PS_3[2]	BOARD_CONFIG[1]	X			
PS_3[3]	BOARD_CONFIG[2]	X			
PS_3[4]	AUD_PORT_CONN_PINSTRAP[1]	1	No usable endpoints.	STRAPS TO INDICATE THE NUMBER OF AUDIO CAPABLE DISPLAY OUTPUTS 111 = No usable endpoints. 110 = One usable endpoint. 101 = Two usable endpoints. 100 = Three usable endpoints. 011 = Four usable endpoints. 010 = Five usable endpoints. 001 = Six usable endpoints. 000 = All endpoints are usable.	Design dependent
PS_3[5]	AUD_PORT_CONN_PINSTRAP[2]	1			

System Memory Aperture size

GPIO9 BIOSROM	SIZE	GPIO13 ROM_CONFIG2	GPIO12 ROM_CONFIG1	GPIO11 ROM_CONFIG0
0	128M	0	0	0
0	256M	0	0	1
0	64M	0	1	0
0	Reserved	0	1	1

Vendor	Vendor P/N	STN B/S P/N	Size	MLPS
Hynix	H5TC4G63AFR-11C (256M*16)	AKD5PGW11 * 8	4GB	000
Micron	MT41J256M16HA-093G:E (256M*16)	AKD5PZSTL02 * 8	4GB	001
Samsung	K4W4G1646D-BC1A (256M*16)	AKD5PGWT500 * 8	4GB	010






Quanta Computer Inc.



PROJECT : AM6

Size	Document Number	Rev
	Opal_XT/DP_Powers	A
Date:	Monday, May 05, 2014	Sheet 26 of 58






CHANNEL A: 2GB DDR3L (256Mb*16*4pcs)




CHANNEL B: 2GB DDR3L (256Mb*16*4pcs)

- [28] VMB_DQ[63..0] VMB_DQ[63..0]
- [28] VMB_RDO[57..0] VMB_RDO[57..0]
- [28] VMB_WDO[57..0] VMB_WDO[57..0]
- [28] VMB_MA[15..0] VMB_MA[15..0]
- [28] VMB_DM[7..0] VMB_DM[7..0]




H	AKD5PGWTW11
M	AKD5PZSTL02
S	AKD5PGWT500

BOT Down




TOP Down







H	AKD5PGWTW11
M	AKD5PZSTL02
S	AKD5PGWT500


TOP Up




BOT Up






<http://sualaptop365.edu.vn>



Brightness Control




LCD_VCC Imax(ratting)=2.8A




Quanta Computer Inc.
PROJECT : AM6

Size	Document Number	Rev
	eDP CONN	A
Date:	Monday, May 05, 2014	Sheet 31 of 58




3 Level Input:
 L:LOW, internal pull down
 H:HIGH, external pull up
 M:(VDD3)/2, both external pill-up and pull-down

DC coupling enable




Int pull-down 150k , 3.3V IO
 L:default, AC coupling input
 H:DC coupling input

enable active DDC buffer



Int pull-down 150k , 3.3V IO
 L:default, passive DDC pass-through without internal pull up
 H:active DDC buffer with internal pull up
 M:active DDC buffer without internal pull up

Receiver equalization setting




Int pull-down 150k , 3.3V IO
 L:programmable EQ for channel loss up to 12.4dB
 H:programmable EQ for channel loss up to 4.3dB
 M:programmable EQ for channel loss up to 8.6dB

configuration pin




Int pull-down 150k , 3.3V IO
 L:HDMI ID disable
 H:HDMI ID enable

Output pre-emphasis setting



Int pull-down 150k , 3.3V IO
 L:no pre-emphasis
 H:1.6dB pre-emphasis
 M:2.5dB pre-emphasis

TMDS output swing adjustment



Int pull-down 150k , 3.3V IO
 L:default
 H:increase +13%
 M:increase -13%

H8
*H-C158D158N_NC




H6
*H-C158D158N_NC




H20
*h-o114x98d114x98n_NC




H1
*H-TC236BC197D98P2_NC




H0
*H-TC236BC197D98P2_NC




H7
*H-TC236BC197D98P2_NC




H4
*H-TC236BC197D98P2_NC




H9
*O-AM6-2_NC




H10
*h-c236i158d118p2_NC




H11
*h-c236i158d118p2_NC




H3
*h-c236i158d118p2_NC




H14
*h-c236i158d118p2_NC



H2
*H-TC236BC197D98P2_NC



H13
*O-AM6-1_NC




H12
*H-C118X98D118X98N_NC




H5
*H-C118X98D118X98N_NC



Bracket




H17
H-TC217BC141D141PT




NGFF NUT

NUT

H15
H-TC217BC141D141PT




H16
H-TC217BC141D141PT



H18
H-TC217BC141D141PT




H19
H-TC217BC141D141PT




Quanta Computer Inc.

PROJECT : AM6

Size	Document Number	Rev
		A
Date:	Monday, May 05, 2014	Sheet 33 of 58





PIN NO.	PIN DEFINE	PIN NO.	PIN DEFINE
#1	DAT2	8#	DAT0
2#	CD/DAT3	9#	DAT1
3#	CMD	10#	WP SW
4#	VSS	11#	CD SW
5#	VDD	12#	GND SW
6#	CLK	13#	GND SW
7#	VSS		

USB3.0 Power Share


USB Power share

USBP0_BUS_SW_CB0		Mode
Low		DCP, Auto-detect
High		CDP, BC Spec 1.2





OC limitation	R337	mA
	100k ohm	504
	22.1k ohm	2274

Applied Now


Current limit = 50250/(R337)



USB3.0/2.0 COMBO X 1





ESD Function
Place ESD diodes as close as USB connector.





USB3.0/2.0 COMBO


M15 Design Requirement:
I continuous 1.5A ; OC 2.0A





USB 3.0





ESD Function
Place ESD diodes as close as USB connector.





USB2.0 X1







If you have two HDD, need add two OD circuit for Fall sensor interrupt circuit




NGFF Wifi/BT connector




Support AOAC on WLAN



<http://sualaptop365.edu.vn>




For EC 64Mbit (8M Byte)




From EC External Serial Flash Interface

RTC BATTERY



$5 * [24.3 / (24.3 + 10)] - 0.8 = 2.74V$
 RTC Battery Charger when lower than 2.74V

For PCH 64Mbit (8M Byte)





To EC Slave Interface




Quanta Computer Inc.
 PROJECT : AM6

Size	Document Number	Rev
	FLASH / RTC	A
Date:	Monday, May 05, 2014	Sheet 41 of 58

Keyboard Connector




Touch Pad Connector



Key board illumination

+KB_LED power trace width >10 mil






Quanta Computer Inc.

PROJECT : AM6


KB/CLK Gen/FAN/TP

3VALW ON POWER LOGIC

POWER BUTTON



Stitching Capacitors





Quanta Computer Inc.

PROJECT : AM6

3VALW ON POWER LOGIC




Size	Document Number	Rev A
Date: Monday, May 05, 2014	Sheet 43 of 58	

FAN CONN




THERMAL IC

Need closed to CPU



NCT7718
SMBus address is 1001100xb (98h) (x is R/W bit).

SYS_SHDN#	2K	7.5K	10.5K	14K	18.7K
ALERT#					
2K	77'C	87'C	97'C	107'C	117'C
7.5K	79'C	89'C	99'C	109'C	119'C
10.5K	81'C	91'C	101'C	111'C	121'C
14K	83'C	93'C	103'C	113'C	123'C
18.7K	85'C	95'C	105'C	115'C	125'C





[13,40] EC_PWROK


R321 47K_4 External resistor is required for output de-glitch.

For GPU use



G781-1P8
SMBus address is 1001101xb (9Ah) (x is R/W bit).



FAN CONN



+5V_FAN
Max Current : mA







+V3.3_THERMAL
Max Current :mA



Quanta Computer Inc.
PROJECT : AM6

Size	Document Number	Rev
	Thermal GPU	A
Date:	Monday, May 05, 2014	Sheet 45 of 58












Quanta Computer Inc.


PROJECT : AM6

System Reset Circuit

Size	Document Number	Rev
		A
Date:	Monday, May 05, 2014	Sheet 47 of 58












For BDW 15W change item
 PR26 680k → CS46802FB00
 PR29 412k → CS44122FB00
 PR150 56k → CS35602FB11
 PR35 41.2k → CS34122FB19
 PR184 3.57k → CS23572FB11

For BDW 28W change item
 PR26 523k → CS45232FB00
 PR29 464k → CS44642FB00
 PR150 75k → CS37502FB12
 PR35 22.6k → CS32262FB15
 PR184 3.65k → CS23652FB08





+1.35V_GFX Volt +/- 5%
TDC: 2.585A
Peak: 4A
OCP: 6A

Boot VID voltage is 0.9V
 Set OFSA to 1.65V
 $+1.35V_{GFX} = (1.65 - 1.2) + 0.9 = 1.35V$

+1.05V_GFX
Current : 1.33A

+3V_GFX
Current : 22mA

BDW DVT1 3/31, confirmed with EE
 Add +1.8V_GFX discharge circuit

BDW EVT 1/13, confirmed with EE
 Add +3V_GFX discharge circuit

